Cypress Semiconductor CY7B9910 사양 시트 - 페이지 9

{카테고리_이름} Cypress Semiconductor CY7B9910에 대한 사양 시트을 온라인으로 검색하거나 PDF를 다운로드하세요. Cypress Semiconductor CY7B9910 12 페이지. Cypress low skew clock buffer specification sheet

페이지 인쇄

Operational Mode Descriptions

Figure 2

shows the device configured as a zero skew clock

buffer. In this mode the 7B9910/9920 is used as the basis for a

low skew clock distribution tree. The outputs are aligned and may

each drive a terminated transmission line to an independent

load. The FB input is tied to any output and the operating

frequency range is selected with the FS pin. The low skew speci-

fication, coupled with the ability to drive terminated transmission

lines (with impedances as low as 50 ohms), enables efficient

printed circuit board design.

SYSTEM

CLOCK

Document Number: 38-07135 Rev. *B

Figure 3. Board-to-Board Clock Distribution

REF

TEST

Figure 1

shows the CY7B9910/9920 connected in series to

construct a zero skew clock distribution tree between boards.

Cascaded clock buffers accumulates low frequency jitter

because of the non-ideal filtering characteristics of the PLL filter.

Do not connect more than two clock buffers in series.

REF

TEST

CY7B9910

CY7B9920

LOAD

Page 9 of 11

[+] Feedback