Cypress Semiconductor CY7C1332AV25 사양 시트 - 페이지 9
{카테고리_이름} Cypress Semiconductor CY7C1332AV25에 대한 사양 시트을 온라인으로 검색하거나 PDF를 다운로드하세요. Cypress Semiconductor CY7C1332AV25 19 페이지. Cypress 18-mbit (512k x 36/1mbit x 18) pipelined register-register late write specification sheet
페이지 인쇄TAP Controller Block Diagram
Selection
TDI
Circuitry
TCK
TMS
TAP Electrical Characteristics
Parameter
V
Output HIGH Voltage
OH1
V
Output HIGH Voltage
OH2
V
Output LOW Voltage
OL1
V
Output LOW Voltage
OL2
V
Input HIGH Voltage
IH
V
Input LOW Voltage
IL
I
Input and Output Load Current
X
TAP AC Switching Characteristics
Parameter
t
TCK Clock Cycle Time
TCYC
t
TCK Clock Frequency
TF
t
TCK Clock HIGH
TH
t
TCK Clock LOW
TL
Set-up Times
t
TMS Set-up to TCK Clock Rise
TMSS
t
TDI Set-up to TCK Clock Rise
TDIS
t
Capture Set-up to TCK Rise
CS
Hold Times
t
TMS Hold after TCK Clock Rise
TMSH
t
TDI Hold after Clock Rise
TDIH
Notes:
7. Minimum voltage equals –2.0V for pulse durations of less than 20 ns.
8. Input waveform should have a slew rate of > 1 V/ns.
9. These characteristics pertain to the TAP inputs (TMS, TCK, TDI and TDO). Parallel load levels are specified in the Electrical Characteristics Table.
10. t
and t
refer to the set-up and hold time requirements of latching data from the boundary scan register.
CS
CH
11. Test conditions are specified using the load in TAP AC test conditions. t
Document No: 001-07844 Rev. *A
PRELIMINARY
Instruction Register
29
31
30
Identification Register
.
106
.
Boundary Scan Register
TAP Controller
Over the Operating Range
Description
I
OH
I
OH
I
OL
I
OL
GND ≤ V
Over the Operating Range
Description
R
0
Bypass Register
2
1
0
.
.
2
1
0
.
.
2
1
0
[7, 8, 9]
Test Conditions
= −2.0 mA
= −100 µA
= 2.0 mA
= 100 µA
≤ V
I
DD
[10, 11]
/t
= 1 ns.
F
CY7C1330AV25
CY7C1332AV25
Selection
TDO
Circuitry
Min.
Max.
1.7
2.1
0.7
0.2
1.7
V
+ 0.3
DD
–0.3
0.7
–5
5
Min.
Max.
50
20
20
20
5
5
5
5
5
Page 9 of 19
Unit
V
V
V
V
V
V
µA
Unit
ns
MHz
ns
ns
ns
ns
ns
ns
ns
[+] Feedback