Dell PowerEdge M910 Technisches Handbuch - Seite 9

Blättern Sie online oder laden Sie pdf Technisches Handbuch für Schalter Dell PowerEdge M910 herunter. Dell PowerEdge M910 45 Seiten. M-series blade servers
Auch für Dell PowerEdge M910: Handbuch aktualisieren (44 seiten), Handbuch aktualisieren (21 seiten), Handbuch aktualisieren (14 seiten), Installationshandbuch (7 seiten), Handbuch aktualisieren (28 seiten), Handbuch "Erste Schritte (12 seiten), Handbuch "Erste Schritte (12 seiten), Technisches Handbuch (46 seiten), Portfolio-Handbuch (27 seiten), Handbuch "Erste Schritte (14 seiten), Handbuch "Erste Schritte (12 seiten), Technisches Handbuch (49 seiten)

Seite drucken

Dell PowerEdge M910 Technisches Handbuch

2 Key technologies

The PowerEdge M910 implements a number of key technologies:



Intel Xeon processor E7-2800, E7-4800 and E7-8800 product families



Intel 7510 chipset



FlexMem Bridge



I/O Hub (IOH) with Intel QuickPath Architecture



DDR3 memory



PCI Express

(PCIe) 2.0



Optional Redundant SD media for embedded hypervisor



Integrated Dell Remote Access Controller 6 (iDRAC6) Express

Intel 7510 chipset

The 7510 chipset is designed to support Intel Xeon processor E7-2800, E7-4800 and E7-8800

product families, Intel Xeon processor 6500 and 7500 series 4S family, Intel QuickPath Interconnect

(QPI), DDR3 memory technology and PCIe 2.0.

Intel processors

Key features of the Intel Xeon processor E7-2800, E7-4800 and E7-8800 product families include:



Up to ten cores per processor



Up to 30MB shared L3 cache



32nm process technology



Intel Trusted Execution Technology (TXT) and AESNI (AES New Instructions)



RAS DDDC (Double Device Data Correct)



Intel HyperThreading (2 threads/core)

Key features of the Intel Xeon processor 6500 and 7500 series include:



Up to eight cores per processor



Four full-width, bidirectional point-to-point Intel QuickPath Interconnect (QPI) links at 6.4GT/s



Four Intel Scalable Memory Interconnects (SMI) at 6.4 GT/s



Socket: LS, LGA 1567 package



No termination required for non-populated processors (must populate processor socket one

first)



64-byte cache line size



RISC/CISC hybrid architecture



Compatible with existing x86 code base



Optimized for 32-bit code



MMX™ support



Execute Disable Bit



Intel Wide Dynamic Execution (Executes up to four instructions per clock cycle)



Simultaneous Multi-Threading (SMT) capability (2 threads/core)

PowerEdge M910 Technical Guide