- ページ 5

マザーボード Avnet AES-LPA-502-GのPDF ユーザーマニュアルをオンラインで閲覧またはダウンロードできます。Avnet AES-LPA-502-G 17 ページ。 Differential breakout card for zynq ultrascale+ rfsoc

ページを印刷する
Avnet AES-LPA-502-G ユーザーマニュアル

2 Pin Assignment

The following sections provide information on assignment of signals to pins.
2.1
Digital IO & Power Rails
The Xilinx RFMC connector standard provides various digital IO and power rails. The AES-LPA-
502-G provides access to these signals at standard 0.1 mil headers J9, J10 and J29.
The tables below show how the GPIO pins have been assigned.
Differential Breakout card for Zynq UltraScale+ RFSoC – Hardware User's Guide
Figure 2 - Header Pins for RFMC Digital IO Signals
Figure 3 - Header Pins for RFMC I2C and Power Rails
Page 5
Hardware User's Guide