DG NVMe-IP 지침 - 페이지 5
{카테고리_이름} DG NVMe-IP에 대한 지침을 온라인으로 검색하거나 PDF를 다운로드하세요. DG NVMe-IP 18 페이지. Linux demo
DG NVMe-IP에 대해서도 마찬가지입니다: 데모 지침 (20 페이지)
페이지 인쇄dg_nvmeip_linux_instruction_intel_en.doc
5) Set SW3[1] /[2]/ [6]/ [8] = OFF position to enable JTAG of HPS, FPGA, and MAX, as
shown in Figure 2-4.
6) Connect FPGA power adapter to FPGA board, as shown in Figure 2-5.
7) Power on FPGA development board.
8) Open
Serial
BaudRate=115,200, Data=8 bit, Non-Parity, and Stop=1.
9) On PC Serial console, please wait Linux boot-up until login required, as shown in Figure
2-6.
19-Feb-18
Figure 2-4 JTAG Enable for Arria10 SoC board
Figure 2-5 Power on FPGA board
console
software
Figure 2-6 Linux Boot-up
such
as
HyperTerminal.
Software
setting
Page 5
is