HP StorageWorks 1000 - Modular Smart Array Technology Brief - Page 7

Browse online or download pdf Technology Brief for Switch HP StorageWorks 1000 - Modular Smart Array. HP StorageWorks 1000 - Modular Smart Array 15 pages. Power supply, computer
Also for HP StorageWorks 1000 - Modular Smart Array: Network Manual (8 pages), Support List (34 pages), Error Prevention Manual (12 pages), Technical White Paper (12 pages), Firmware Update (9 pages), Overview (20 pages), Installation Manual (2 pages), Support Telephone Numbers (19 pages), Reference Manual (48 pages), Administration Manual (40 pages), Release Note (13 pages), Quick Start Instructions (8 pages), Quick Start Manual (7 pages), Release Note (5 pages), Replacement Instructions (4 pages), White Paper (13 pages), Quickspecs (17 pages), Specification (49 pages), Getting Started Manual (34 pages), Installation (4 pages), Installation Manual (18 pages), Disassembly Instructions Manual (9 pages), Programming Manual (8 pages)

Print Page

Multi-core technologies

In the past, the most common way to improve processor performance was to increase core

frequency and/or cache size. However, both of these solutions increase power consumption (and

heat generation) and have other limitations. Alternatively, higher performance can be achieved by

using multiple execution cores per processor. Multi-core processors run applications more efficiently

and allow multi-threaded software to achieve higher performance, while maintaining a similar

power budget to single-core processors. Also, multi-core processors are increasingly attractive with

reductions in the manufacturing process (for example, from 90 nm to 65 nm to 45 nm). This is

because smaller cores require less power, which permits more cores to be built into a single

processor.

AMD introduced its first dual-core AMD64 processor in 2005; it was manufactured using a 90 nm

process. The AMD Opteron processor is essentially divided into two parts: execution and

communications, with a system request interface and crossbar switch linking these two parts (see

Figure 2). The crossbar switch architecture enabled AMD Opteron processors to transition easily

from single-core to dual-core processors without fundamental design changes.

Each execution core includes a 64-KB/64-KB data/instruction L1 cache and a 1-MB L2 cache. The

system request interface manages and prioritizes the processor requests to the crossbar switch. The

crossbar switch connects both processor cores directly to communications: I/O (through

HyperTransport links) and the integrated memory controller. The memory controller and the

HyperTransport links remain the same as in a single core system.

Figure 2. The Socket F (1207) and Socket AM2 designs support dual-core AMD Revision F processors.

The primary difference between the processors designed for single, dual, or multi-core systems is in

the way the processor uses the HyperTransport link(s). In the 1000 series AMD Opteron processors,

the single HyperTransport link can only connect to I/O in a non-coherent link. This means that the

1000 series processors are limited to single-processor systems. In the 2000 series, one of three

HyperTransport links can connect to one other AMD Opteron processor in a coherent link. The