HP 226824-001 - ProLiant - ML750 Manuel d'introduction - Page 6

Parcourez en ligne ou téléchargez le pdf Manuel d'introduction pour {nom_de_la_catégorie} HP 226824-001 - ProLiant - ML750. HP 226824-001 - ProLiant - ML750 22 pages. Visualization and acceleration in hp proliant servers
Également pour HP 226824-001 - ProLiant - ML750 : Questions fréquemment posées (4 pages), Manuel de mise en œuvre (35 pages), Livre blanc technique (12 pages), Mise à jour du micrologiciel (9 pages), Vue d'ensemble (20 pages), Manuel de mise en œuvre (26 pages), Manuel de dépannage (18 pages), Manuel de mise en œuvre (11 pages), Manuel d'installation (2 pages), Manuel de configuration (2 pages), Manuel d'introduction (19 pages), Manuel de mise à jour (9 pages), Manuel de mise à jour (16 pages), Manuel d'introduction (12 pages), Manuel d'introduction (10 pages), Dossier technologique (9 pages)

Imprimer la page
HP 226824-001 - ProLiant - ML750 Manuel d'introduction
Figure 3. By decreasing the amount of work done in each stage, the clock frequency can be increased.
A basic structure for a computer pipeline consists of the following four steps, which are performed
repeatedly to execute a program.
Fetch the next instruction from the address stored in the program counter.
1.
Store that instruction in the instruction register, decode it, and increment the address in the
2.
program counter.
Execute the instruction currently in the instruction register.
3.
Write the results of that instruction from the execution unit back into the destination register.
4.
Typical processor architectures split the pipeline into segments that perform those basic steps: the
"front end" of the microprocessor; the execution engine; and the retire unit (Figure 4). The front end
fetches the instruction and decodes it into smaller instructions (commonly referred to as micro-ops).
These decoded instructions are sent to one of the three types of execution units (integer, load/store, or
floating point) to be executed. Finally, the instruction is retired and the result is written back to its
destination register.
Figure 4. Basic 4-stage pipeline schematic
6