HP 226824-001 - ProLiant - ML750 Вводное пособие - Страница 6

Просмотреть онлайн или скачать pdf Вводное пособие для Настольный компьютер HP 226824-001 - ProLiant - ML750. HP 226824-001 - ProLiant - ML750 22 страницы. Visualization and acceleration in hp proliant servers
Также для HP 226824-001 - ProLiant - ML750: Часто задаваемые вопросы (4 страниц), Руководство по внедрению (35 страниц), Техническая белая книга (12 страниц), Обновление прошивки (9 страниц), Обзор (20 страниц), Руководство по внедрению (26 страниц), Руководство по устранению неполадок (18 страниц), Руководство по внедрению (11 страниц), Руководство по установке (2 страниц), Руководство по конфигурации (2 страниц), Вводное пособие (19 страниц), Руководство по обновлению (9 страниц), Руководство по обновлению (16 страниц), Вводное пособие (12 страниц), Вводное пособие (10 страниц), Краткое описание технологии (9 страниц)

Печатать страницу
HP 226824-001 - ProLiant - ML750 Вводное пособие
Figure 3. By decreasing the amount of work done in each stage, the clock frequency can be increased.
A basic structure for a computer pipeline consists of the following four steps, which are performed
repeatedly to execute a program.
Fetch the next instruction from the address stored in the program counter.
1.
Store that instruction in the instruction register, decode it, and increment the address in the
2.
program counter.
Execute the instruction currently in the instruction register.
3.
Write the results of that instruction from the execution unit back into the destination register.
4.
Typical processor architectures split the pipeline into segments that perform those basic steps: the
"front end" of the microprocessor; the execution engine; and the retire unit (Figure 4). The front end
fetches the instruction and decodes it into smaller instructions (commonly referred to as micro-ops).
These decoded instructions are sent to one of the three types of execution units (integer, load/store, or
floating point) to be executed. Finally, the instruction is retired and the result is written back to its
destination register.
Figure 4. Basic 4-stage pipeline schematic
6