HP 226824-001 - ProLiant - ML750 Manual de introducción - Página 6

Navegue en línea o descargue pdf Manual de introducción para Escritorio HP 226824-001 - ProLiant - ML750. HP 226824-001 - ProLiant - ML750 22 páginas. Visualization and acceleration in hp proliant servers
También para HP 226824-001 - ProLiant - ML750: Preguntas frecuentes (4 páginas), Manual de aplicación (35 páginas), Libro Blanco técnico (12 páginas), Actualización del firmware (9 páginas), Visión general (20 páginas), Manual de aplicación (26 páginas), Manual de solución de problemas (18 páginas), Manual de aplicación (11 páginas), Manual de instalación (2 páginas), Manual de configuración (2 páginas), Manual de introducción (19 páginas), Manual de actualización (9 páginas), Manual de actualización (16 páginas), Manual de introducción (12 páginas), Manual de introducción (10 páginas), Resumen tecnológico (9 páginas)

Imprimir página
HP 226824-001 - ProLiant - ML750 Manual de introducción
Figure 3. By decreasing the amount of work done in each stage, the clock frequency can be increased.
A basic structure for a computer pipeline consists of the following four steps, which are performed
repeatedly to execute a program.
Fetch the next instruction from the address stored in the program counter.
1.
Store that instruction in the instruction register, decode it, and increment the address in the
2.
program counter.
Execute the instruction currently in the instruction register.
3.
Write the results of that instruction from the execution unit back into the destination register.
4.
Typical processor architectures split the pipeline into segments that perform those basic steps: the
"front end" of the microprocessor; the execution engine; and the retire unit (Figure 4). The front end
fetches the instruction and decodes it into smaller instructions (commonly referred to as micro-ops).
These decoded instructions are sent to one of the three types of execution units (integer, load/store, or
floating point) to be executed. Finally, the instruction is retired and the result is written back to its
destination register.
Figure 4. Basic 4-stage pipeline schematic
6